PATENT ABSTRACTS OF JAPAN

(11)Publication number:

59-161746

(43) Date of publication of application: 12.09.1984

(51)Int.Cl.

G06F 11/28

G06F 9/06

(21)Application number : **58-034623**

(71)Applicant: OMRON TATEISI ELECTRONICS

CO

(22) Date of filing:


04.03.1983

(72)Inventor: TAKAGI HARUO

(54) PROGRAM ANALYZER

(57)Abstract:

PURPOSE: To collect C1 coverage information on an actual machine and to compress and record the information by providing a circuit which detects the C1 coverage information, area specifying circuit, etc. CONSTITUTION: A C1 detecting circuit 3 detects whether the instruction being executed by the actual machine CPU1 is a branch instruction or not and whether a branch (jump) is caused by the branch instruction or not, and outputs data such as the address of the branch instruction, etc. An overlay memory 5 operates as a buffer which stores the output temporarily and outputs it at the timing of a recording device 6. Consequently, even when a device 6 slow in processing time is used, coverage C1 information is collated without



decreasing the operation speed of the actual machine CPU1. Further, the area specifying circuit 4 limits an address range of C1 tracing, and consequently data to be recorded is compressed and recorded.

LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of

BEST AVAILABLE COPY

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office